Exhibit A1

REDACTED

Mark Birrittella
Development Building
Cray Research, Inc.
900 Lowater Road
Chippewa Falls, WI 54729

Re: Technology Review Presentation Materials

Dear Mark:

A copy of the presentation materials from the REDACTED technology review
is enclosed for use by Cray Research, Inc. in accordance with that certain License
Agreement between MicroUnity Systems Engineering, Inc. and Cray Research Inc.
dated REDACTED Under this agreement, Cray has an obligation to protect
information disclosed pursuant to the agreement which is "in written, graphic,
machine readable or other tangible form and is conspicuously marked 'Confidential',
'Proprietary' or in some other manner to indicate its confidential nature." The
quarterly review presentation materials are confidential information.

Please contact me upon your receipt of this letter to verify proper delivery of the
materials. I may be reached at (408) 734-8100.

Sincerely,

Tim Robinson
Director of Systems Engineering

MU 0020319

Enclosure: Copy of the REDACTED technology review presentation materials

cc: John Moussouris, MicroUnity Systems Engineering, Inc.

CONFIDENTIAL

Agenda for the Cray Research and MicroUnity Review

REDACTED

Tuesday

2.00 PM   Introduction

2.15 PM   Process Status
        Paul Poenisch

4.00 PM   Split for Business Meeting
Discussion

Wednesday

8.00 AM   Architecture Update
        Craig Hansen
        Tom Karzes

10.00 AM   Circuits Update
        Bill Herndon
        Geert Rosseel

11.00 AM   Euterpe Implementation
        Geert Rosseel
        Tim Robinson

12.00 PM   Lunch - Discussion

1.00 PM   Meeting Concludes

microunity

MicroUnity I.C. Process Status

Agenda

- Introduction - process overview

- Historical perspective

- Current facility and equipment status

- Process status

- Current Device Status

- Documentation

- Summary

MU 0020321

MicroUnity I.C. Process Status

Key Features of MOBI MOS 1

- 0.5 micron line and space on all layers.

- Advanced, non phase shifting, reticles.

- Maximum non-planarity at photomasking and metal deposition of < 0.15 microns.

- Four routing layers of metal, top two are air bridged.

- Symmetric PMOS and NMOS transistors.

- F_t of bipolar transistors > 40 GHz.

Confidential - Proprietary information of MicroUnity

MU 0020322

microunity

Key Features of MOBI MOS 1 (continued)

- Package consists of die, space transformer and TAB.

- Metallization is inherently electromigration resistant.

Confidential - Proprietary Information of MicroUnity

MU 0020323

microunity confidential

Pattern file name: 'ISOLATION.PF' Created: REDACTED

MU 0020325

CONFIDENTIAL

MicroUnity BiCMOS Process Cross Section

P Channel FET   N Channel FET   NPN Bipolar Transistor

Conventional BiCMOS Process Cross Section

P Channel FET   N Channel FET   NPN Bipolar Transistor

Space Transformer Layout

Seal ring (Vdd)
Vdd distribution sheet
Tab bond pads
Vdd distribution ring
Vdd distribution ring
Die pad ring matching pads

Power flip-chip area pad
Transformer power distibution metal
Ground flip-chip pads
Die edge location
Signal flip chip pads
Tab power pad

Space Transformer

Second metal signal line
Second metal Vdd connection
Internal power pad
Pad ring signal pad
Second metal signal line
Ground pad
Via 23'
Metal 2'

Via 23' and Via 12'
Transformer edge
Metal 2' pad
Power pad
Seal ring

Metal 2' and Metal 1' pad
Internal ground pad
Pad ring power pad
Pad ring ground pad

Space Transformer Structure

Plated Gold Bump

25 μm

25 μm

25 μm

0.3 μm

5 μm — Signal lines — Silicide — Gold metallization — 0.5 μm

Ground current collection grid

P++ doped Silicon substrate

Dielectric

Plated top metal power plane

Width of line adusted for impedance control

Solid bottom metal round collector plane

Signal Line Impedance Control

MU 0020328

CONFIDENTIAL

MicroUnity Systems Engineering, Inc.

Vendor	digital	Fujitsu	HP	IBM	*Bit*	Intel	Ti	TI	MicroUnity
Process Name	CMOS-5	CS-50	CMOS14	CMOS-5S	CMOS-5x	"0.6 micron"	EPIC-2BE	EPIC-3	MOEMOS
Example Product	21064A	Sparc-2	PA-7200	PPC 620	PPC 601+	P54C	SSparc	MVP	Calliope
First Production	3Q94	1Q94	4Q94	4Q94	4Q94	1Q94	2Q94	3Q94	4Q94
Supply Voltage	3.3 V	3.3 V	4.4 V	3.3 V	2.5 V	3.3 V	4.8 V	3.3 V	3.3 V
BiCMOS?	no	no	no	no	no	yes	yes	opt	yes
Gate Length: Drawn (microns)	0.50	0.50	0.55	0.50	0.50	0.50	0.60	0.55	0.50
Gate Length: Effective (microns)	0.37	0.45	0.38	0.39	0.25	0.37	0.50	0.47	0.35
Gate Oxide Thickness (angstroms)	90	110	120	90	70	80	120	90	108
No. of Metal Layers	4	3 - 4	3	5	5	4	3	3 - 4	5
Local Interconnect?	yes	no	no	yes	yes	no	yes	no	yes
Stacked Vias?	no	no	no	yes	yes	no	yes	yes	yes
M1 contacted pitch (microns)	1.5	2.1	1.8	1.4	1.2	1.4	2.0	1.8	1.0
M2 contacted pitch (microns)	1.8	2.1	1.8	1.8	1.8	1.7	2.0	1.8	1.0
M3 contacted pitch (microns)	5.0	2.1	2.4	1.8	1.8	1.7	2.6	2.4	1.0
M4 contacted pitch (microns)	5.0	210		1.8	1.8	3.5		4.0	1.0
Routing Index (square microns)	4.9	4.4	4.3	2.7	2.5	2.9	4.3	4.1	0.8

MU 0020330

INITIAL FAB LAYOUT
11/10/2020
REV. 4

MicroUnity Systems Engineering, Inc. REDACTED Process Status Review
Confidential - Proprietary Information of MicroUnity

10

microunity

MicroUnity I.C. Process Status

Historical perspective on MicroUnity's I.C. Fab

- Time line of events

'93-'94month	J	J	A	S	O	N	D	J	F	M	A	M	J	J	A	S	O	N	D
Const. Go-ahead																			
Ground Braking																			
1st. Equip. Ord.																			
Facilities Comp.																			
1st Equip. Del.																			
Last Proc. Eq.																			
Last Pack. Eq.																			
Start 1st Test.																			
Start 1st Prod.																			
1st Transistors																			
1st lot out																			
1st Yielding Part																			
1st Pack. Parts																			

MicroUnity Systems Engineering, Inc. REDACTED Process Status Review   11

Confidential - Proprietary information of MicroUnity

MicroUnity I.C. Process Status

MicroUnity Fab current status

■ Facilities

— The fab was designed to provide a cleanliness level of class 10 or better.

— Currently the fab is running below the class 1 level 95% of the time with occasional excursions to ~ class 10.

— Facilities are 95% built-out, 100% by December.

— Temperature tracking +/- 0.25 F.

— Humidity tracking +/- 1% RH.

MU 0020332

MicroUnity Fab current status (continued)

■ Equipment

— Photomasking

One i-line stepper in production operation

One i-line stepper in qualification

Resist spin coat capacity adequate for pilot operations

One additional develop track on order.

— Etch/PECVD/Ion implant

Two plasma etch systems (ten chambers) and one PECVD system (5 chambers) are in production operation

One medium current implanter is in production operation.

MU 0020333

microunity

MicroUnity Fab current status (continued)

- **Equipment (continued)**

  — Metallization

    Two metal evaporators (six pockets each) are in production operation

    One lift-off tool is being characterized by engineering and one is waiting bring-up

    Two plating stations are up and running (three tanks each, one in use, one ready for fill).

  — Diffusion and Epi

    Seven vertical diffusion tubes have processes up and running on them and, six have been released to production

MU 0020334

CONFIDENTIAL

MicroUnity Fab current status (continued)

- **Equipment (continued)**

  — Diffusion and Epi (continued)

  One epi system is up and released to production for the thin epi layer, thick layer is in engineering evaluation.

  — Packaging

  Wafer saw, sawed wafer cleaner, wafer mounting station and developmental flip-chip bonder have been released to production

  TAB bonder, and airbridge equipment are in engineering evaluation.

MU 0020335

MicroUnity I.C. Process Status

Process Status

- Transistors

  — There are several critical alignments in the formation of the transistors (Bipolar and MOS). To date alignment on our single production stepper has been within the 3 sigma plus offset requirement, <0.15.

  — "Poly wafflization" is the method chosen to maintain planarity and CD control at gate/base formation.

    CD is being gathered now and so far looks good, but more data is needed

    Layout was not adversely effected, SRAM cell is 22 sq. microns, the ECL atom is 96 sq. microns.

MU 0020336

microunity

Alignment History

Mean + 3 Sigma Alignment
Stepper #1

Axis
—— data 0
◇ data 1

Spec Limit
0.150 um

Points > 0.155 um

Mean + 3 sigma
(0.005 micron increments)

All layers

Count
40
30
20
10
0

Confidential - Proprietary information of MicroUnity

microunity

Process Status (continued)

■ Transistors (continued)

— Source, drain, emitter and collector areas are extended vertically by polysilicon formation between the poly 1 features (SDEC)

SDEC formation is doable but more work is needed.

— Silicide used is $CoSi_2$

Silicide appears to be stable with the metal system in use.

— No testable transistors have reached E-test yet, we expect this to occur within two weeks.

Confidential - Proprietary Information of MicroUnity

MU 0020338

CONFIDENTIAL

microunity

ECL Atoms

WB13   16:49 27-OCT-94
SEC 014; wafer:#4 before
old EClso mask:
old ECL atom

PMOS loads

ECLatom

Shared collector
Bipolar X-istors

Single
Bipolar

NMOS
current
sources

Waffle
poly

200010 7.0 kV X4.56K 6.67µm

Confidential - Proprietary information of MicroUnity

— microunity —

Analog Device Section

WD13   16:54 27-OCT-94
lot 014, wafer #4 before
SDEC iso mask: capacitors, resistors- MOS
capacitors, resistors- MOS
and bipolars

PMOS

NMOS

Capacitor

Resistor

Bipolar

Waffle

000009 7.8 kV X1.10K 27.3 um

Confidential - Proprietary information of MicroUnity

CMOS Atoms

RAM Cell

microunity

SDEC, SDEC Isolation and CoSi$_2$

Labels on image: Emitter, Collector, NMOS, Poly contact, Active edge, SDEC separation, PMOS, SDEC

MicroUnity Systems Engineering, Inc.

Confidential - Proprietary information of MicroUnity

— microunity —

SDEC Isolation close-up

microunity

Process Status (continued)

■ Metallization

— There are two basic metal systems in use for the process: Ti/Pt/Au and Nb/Au

The Nb/Au system is usable up to 400C* for extended times (longer than 1 hour).

The Ti/Pt/Au system is being used for the initial barrier between the metal systems and the transistors.

— Lift-off is being used to pattern the metal layers

Lift-off of the Ti/Pt/Au stack has been demonstrated

Tests on the Nb/Au stack are just starting

Multi-layer metal demonstrations (space transformer) are underway.

microunity

Metal Short and OPen Test Structure

Confidential - Proprietary information of MicroUnity

Dielectric

Metal

microunity

Metal Lift-off

Note dielectric thicker than metal

0.5 µm Line and Space

0.1 µm x 0.5 µm Feature

Confidential - Proprietary information of MicroUnity

microunity

Process Status (continued)

- Packaging

  — Flip-chip bonding

    Currently only thermal compression is available - probably not suitable for production devices

    AuGe eutectic bonding has been tested, equipment modifications are underway and should testing should resume in about a week

    Pb and PbIn solder methods are being evaluated

    Production equipment still needs to be specified.

  — TAB ILB

    Initial tests are complete

    System is usable but some issues remain.

— microunity —

Process Status (continued)

■ Packaging (continued)

— Air bridge

Initial tests will start next week on forming the air bridge.

microunity

Thermocompression Seal Ring

WD18   15:23 31-AUG-94
Flip-chip bond, 35 Kg, 375
°C, bond interface
< space transformer
            die interf.>
                                    die edge>

~12 μm Au bump

Mushroom
from overplating

000000 5.0 kV X4.01K 7.49 μm

Confidential - Proprietary information of MicroUnity

MU 0020350

MicroUnity I.C. Process Status

Current Device Status

- Castor/Pollux

  — Process and circuit test vehicle

    As of 10/28 there are 17 lots of this device in the line with the lead lot at $CoSi_2$ patterning mask.

- Orchis

  — Yield and burn-in test vehicle, 1 Mbit SRAM

    11 lots in the line, lead lot at SDEC isolation mask.

MU 0020351

microunity

Current Device Status (continued)

- Calliope
  - Product I/O device

    11 lots in the line, lead lot at $CoSi_2$ patterning mask.

- Euterpe
  - Product MPU

    This product is currently in final baseplate verification, we expect reticles for it by mid to late November.

MU 0020352

MicroUnity I.C. Process Status

Documentation

- Design Rules

  — Currently in revision 4.4, 163 pages.

  — Next revision, 5.0, is due out after initial lots are completed through the line.

- SPICE Model

  — Current model based on process (SUPREM-4) and device (PISCES-2B) simulations and device characterization from earlier foundry devices.

  — Models are at the BSIM-2 level.

microunity

Documentation (continued)

- **Process Specifications**

  — All process specifications are on-line in the CIM system

  — The specifications are being written as the process step are stabilized, currently most process steps are running without formal specifications.

- **CIM System**

  — The system is being written in house, it is a graphically based data base system.

  — Lots are currently tracked and operations verified on the system, lot and equipment comments are being recorded.

  — Video input and equipment status logs are planned.

MicroUnity Systems Engineering, Inc. REDACTED Process Status Review

Confidential - Proprietary information of MicroUnity

MU 0020354

MicroUnity I.C. Process Status

Summary

- All process equipment is in and running

- Transistors to E-test are expected within about two weeks

- First lots are expected out by the end of November

- First yield should occur within three weeks of the completion of the first lots

- First packaged parts (for physical tests) should be complete by the end of November

microunity

Summary (continued)

- Process issues to be addressed at this time include:

    — Spacer etch time optimization.

    — SDEC etch back time optimization.

    — Implant adjustment to meet device specifications.

    — Metal lift-off profile control interactions with dielectric stack.

    — Flip-chip bond method evaluation.

    — TAB ILB equipment issues (auto align and TAB finger placement).

    — Air bridge process bring up.

Confidential - Proprietary Information of MicroUnity

Characteristics

- Byte addressing, 64-bit virtual address space
  - 8-, 16-, 32-, 64-, 128-bit memory transfers
- 64-bit general registers
- 32-bit, aligned instructions
- Simplest possible user state
- High-bandwidth memory
- Precise exceptions

microunity

Terpsichore memory structure

Terpsichore processor w/cache

3 Calliope channels

9th ring for MP

8 Mnemosyne channels
4 Mnemosyne/ring

microunity

Euterpe memory structure

Euterpe processor w/cache

2 Hermes channels

32-bit SDRAM interface

MU 0020359

microunity

Euterpe subset implementation

- no floating-point

- no interprocessor communications

- no strong/sequential memory ordering

- no unaligned memory access

- 2 Hermes channels, subset of full Hermes interleaving patterns: no octlet and no multiprocessor interleaves

- no EGFMUL64, G{,U}DIV, G{{,U}MUL,{,ADD},ADD,SUB,SET}.{2,4}

MU 0020360

microunity

Superscalar Pipeline

microunity

Superstring Pipeline

CONFIDENTIAL...

MicroUnity Systems Engineering, Inc.

MU 0020362

CONFIDENTIAL

microunity

Superspring Pipeline

Instruction fetch unit → Data fetch unit → Execution unit

MU 0020363

SuperThread Pipeline

microunity

microunity

User state

REG[0]	
REG[1]	
REG[2]	
.	
.	
.	
REG[63]	

63   64   0

PC	

63   64   2 1 0

0

2

microunity

SuperThread state

state per thread:
64 x 64-bit registers
62-bit PC
2-bit privilege level
64-bit event mask
16-bit LTLB

full thread 4
full thread 3
full thread 2
full thread 1
full thread 0

0

63

MU 0020366

CONFIDENTIAL

MicroUnity Systems Engineering, Inc.

Data Representation

Little-endian

$s*8-1$	$s*8-8$			15		8	7		0
byte l+s-1		...		**byte l+1**			**byte l**		
8		8		8			8		

Big-endian

$s*8-1$	$s*8-8$	$s*8-9$	$s*8-16$			7			0
byte l		**byte l+1**		...			**byte l+s-1**		
8		8		8			8		

Memory

7	0
byte 0	
byte 1	
byte 2	
.	
.	
.	
byte n	
8	

microunity

Fixed-Point Data Sizes

MicroUnity Systems Engineering, Inc.

microunity

Floating-point Data Sizes

half

15	14 10	9	0
sign	exponent	significand	
1	5	10	

single

31	30	23 22	0
sign	exponent	significand	
1	8	23	

double

63	62	52 51	0
sign	exponent	significand	
1	11	52	

quad

127	126	112 111	0
sign	exponent	significand	
1	15	112	

Instruction Formats

31	24 23				0
major		**imm**			
8		24			

31	24 23	18 17			0
major	**ra**		**Imm**		
8	6		18		

31	24 23	18 17	12 11		0
major	**ra**	**rb**	**imm**		
8	6	6	12		

31	24 23	18 17	12 11	6 5	0
major	**ra**	**rb**	**rc**	**minor**	
8	6	6	6	6	

31	24 23	18 17	12 11	6 5	0
major	**ra**	**rb**	**rc**	**rd**	
8	6	6	6	6	

Major Operation Codes

MAJOR	0	32	64	96	128	160	192	224
0	ERES	GSHUFFLEI	FMULADD16	GMULADD1	LU16LAI	SAAS64LAI	EADDIO	BFE16
1	ESHUFLEMMUX	GSHUFLEMMUX	FMULADD32	GMULADD2	LU16BAI	SAAS64BAI	EADDIUO	BFNJE16
2		GSELECT8	FMULADD64	GMULADD4	LU16LI	SCAS64LAI	ESETIL	BFNUGE16
3	EMDEPI	GMDEPI		GMULADD8	LU18BI	SCAS64BAI	ESETIGE	BFNJL16
4	EMUX	GMLUX	FMULSUB16	GMULADD16	LU16BI	SMAS64LAI	ESETIE	BFE32
5	E8MUX	G8MUX	FMULSUB32	GMULADD32	LU32LAI	SMAS64BAI	ESETINE	BFNJE32
6	EGFMUL64	GGFMUL8	FMULSUB64	GMULADD64	LU32BAI	SMUX64LAI	ESETIUGE	BFNUGE32
7	ETRANSPOSE8MUX	GTRANSPOSE8MUX		GEXTRACT128	LU32LI	SMUX64BAI	ESETIUGE	BFNJL32
8				GUMULADD2	LU32BI	S16LAI	ESUBIO	BFE64
9	ESWIZZLE	GSWIZZLE		GUMULADD4	L16LAI	S16BAI	ESUBIUO	BFNJE64
10		GSWIZZLE.COPY	F.16	GUMULADD8	L16BAI	S16LI	ESUBIL	BFNUGE64
11		GSWIZZLE.SWAP	F.32	GUMULADD16	L16LI	S16BI	ESUBIGE	BFNJL64
12	EDEPI	GDEPI	F.64	GUMULADD32	L16BI	S32LAI	ESUBIE	BFE128
13	EUDEPI	GUDEPI		GUMULADD64	L32LAI	S32BAI	ESUBINE	BFNJE128
14	EWTHI	GWTHI		GUMULADD128	L32BAI	S32LI	ESUBIUL	BFNUGE128
15	EUWTHI	GUWTHI		GUEXTRACT128	L32LI	S32BI	ESUBIUGE	BFNJL128
16			GFMULADD16	GEXTRACTI16	L32BI	S64LAI	EXADDI	BANDE
17			GFMULADD32	GEXTRACTI32	L64LAI	S64BAI	EXORI	BANDNE
18			GFMULADD64	GEXTRACTI64	L64BAI	S64LI	EANDI	BLZ
19			GFMULADD128	GEXTRACT	L64LI	S64BI	ESUBI	BGE/BGEZ
20			GFMULSUB16	G.EXTRACT	L64BI	S128LAI		BE
21			GFMULSUB32	.J64	L128LAI	S128BAI		BNE
22			GFMULSUB64	.128	L128BAI	S128LI		BUJ/BGZ
23			GFMULSUB128	G.1	L128LI	S128BI		BUGE/BLEZ
24				G.2	L128BI	S8I		BGATEI
25				G.4	L8I			
26			GF.16	G.8	LU8I			
27			GF.32	G.16			ENORI	
28			GF.64	G.32			ENANDI	
29			GF.128	G.64				
30				G.128				
31							ECOPYI	BI
								BLINKI
					L.MINOR	S.MINOR	E.MINOR	B.MINOR

MU 0020371

CONFIDENTIAL

MicroUnity Systems Engineering, Inc.

CONFIDENTIAL

microunity

Minor Operation Codes: F, GF

F.size	0	8	16	24	32	40	48	56
0	FADD.N	FADD.T	FADD.F	FADD.C	FADD	FADD.X	FSETE	FSETE.X
1	FSUB.N	FSUB.T	FSUB.F	FSUB.C	FSUB	FSUB.X	FSETNUE	FSETNUE.X
2	FMUL.N	FMUL.T	FMUL.F	FMUL.C	FMUL	FMUL.X	FSETNGE	FSETNGE.X
3	FDIV.N	FDIV.T	FDIV.F	FDIV.C	FDIV	FDIV.X	FSETNUL	FSETNUL.X
4	F.UNARY.N	F.UNARY.T	F.UNARY.F	F.UNARY.C	F.UNARY	F.UNARY.X		
5								
6								
7								

GF.size	0	8	16	24	32	40	48	56
0	GFADD.N	GFADD.T	GFADD.F	GFADD.C	GFADD	GFADD.X	GFSETE	GFSETE.X
1	GFSUB.N	GFSUB.T	GFSUB.F	GFSUB.C	GFSUB	GFSUB.X	GFSETNUE	GFSETNUE.X
2	GFMUL.N	GFMUL.T	GFMUL.F	GFMUL.C	GFMUL	GFMUL.X	GFSETNGE	GFSETNGE.X
3	GFDIV.N	GFDIV.T	GFDIV.F	GFDIV.C	GFDIV	GFDIV.X	GFSETNUL	GFSETNUL.X
4	GF.UNARY.N	GF.UNARY.T	GF.UNARY.F	GF.UNARY.C	GF.UNARY	GF.UNARY.X		
5								
6								
7								

F.UNARY.size	
0	F.ABS
1	F.NEG
2	F.SQR
3	
4	F.SINK
5	F.FLOAT
6	F.INFLATE
7	F.DEFLATE

GF.UNARY.size	
0	GF.ABS
1	GF.NEG
2	GF.SQR
3	
4	GF.SINK
5	GF.FLOAT
6	GF.INFLATE
7	GF.DEFLATE

MicroUnity Systems Engineering, inc.

Minor Operation Codes: E, G

microunity

EMINOR	0	8	16	24	32	40	48	56
0	EADDO	ESUBO	EANDN		EADD	ESUB	ESHLIO	ESHRI
1	EADDUO	ESUBUO	EXOR		ESHLO	ESHLUO	ESHLIUO	EUSHRI
2	ESETL	ESUBL	EOR				ESHUFLEI	EROTRI
3	ESETGE	ESUBGE	EAND		ELMS	EULMS	ESHLI	EMSHRI
4	ESETE	ESUBE	EORN		EASUM	ESELECT8		
5	ESETNE	ESUBNE	EXNOR		EROTL	ESHL		
6	ESETUL	ESUBUL	ENOR		ESHR	EUSHR		
7	ESETUGE	ESUBUGE	ENAND		EROTR	EMSHR		

G.size	0	8	16	24	32	40	48	56
0	GSETL	GMUL	GANDN		GADD	GSUB	GEXPAND	GSHR
1	GSETGE	GUMUL	GXOR		GCOMPRESS	GUCOMPRESS	GUEXPAND	GUSHR
2	GSETE	GDIV	GOR				GCOMPRESSI	GROTR
3	GSETNE	GUDIV	GAND		GEXPAND	GUEXPAND	GUCOMPRESSI	GMSHR
4	GSETUL	GSUB	GORN		GROTL	GSHL	GSHL	
5	GSETUGE		GXNOR		GSHR	GUSHR		
6			GNOR		GROTR	GMSHR		
7			GNAND					

MicroUnity Systems Engineering, Inc.

microunity

Minor Operation Codes: L, S, B

L.min	0	8	16	24	32	40	48	56
0	LU16LA	L16LA	L64LA	L8				
1	LU16BA	L16BA	L64BA	LU8				
2	LU16L	L16L	L64L					
3	LU16B	L16B	L64B					
4	LU32LA	L32LA	L128LA					
5	LU32BA	L32BA	L128BA					
6	LU32L	L32L	L128L					
7	LU32B	L32B	L128B					

S.min	0	8	16	24	32	40	48	56
0	SAAS64LA	S16LA	S64LA	S8				
1	SAAS64BA	S16BA	S64BA					
2	SCAS64LA	S16L	S64L					
3	SCAS64BA	S16B	S64B					
4	SMAS64LA	S32LA	S128LA					
5	SMAS64BA	S32BA	S128BA					
6	SMUX64LA	S32L	S128L					
7	SMUX64BA	S32B	S128B					

B.MINOR	0	8	16	24	32	40	48	56
0	B		BGATE	BBACK				
1	B.LINK							
2	B.DOWN							
3								
4								
5								
6								
7								

microunity

Branches

- Non-delayed branches
- Fixed-point compare and branch

  equal, not equal, less, or greater/equal

  two-operand signed or unsigned compare

  bitwise and, then compare vs. zero

- Floating-point compare and branch

  Classic comparisons

  IEEE-aware comparisons

  half, single, double, or quad precision

- Unconditional branch

  pc+offset or register

  save link (register 0)

Floating-point Compare

Mnemonic		Branch taken if values compare as:					Exception
code	C	Unordered	Greater	Less	Equal		if unordered
E	==	F	F	F	T		no
NUGE	!?>=	F	F	T	F		no
NUL	!?<	F	T	F	T		no
UL	?<	T	F	T	F		no
UGE	?>=	T	F	T	T		no
NE	!=	T	T	T	F		no
L,NGE	<,!>=		F	T	F		yes
GE,NL	<=,!>		T	F	T		yes

micro**unity**

Privilege-level crossing branches

- Four privilege levels held in least-significant peck of PC

- Branch gateway

  secure equivalent to L128LI+B+increase in privilege

- Branch down

  secure equivalent to B+decrease in privilege

- Branch back

  secure equivalent to L128LI+B+decrease in privilege

  permits complete restoration of register state after event

microunity

Loads, Stores

- Byte addressing
- Big-endian or little-endian
- Byte, doublet, quadlet, octlet, hexlet
- Signed or unsigned (byte, doublet, quadlet)
- Aligned or unaligned (doublet, quadlet, octlet, hexlet)
- Base register + 12-bit signed offset
- Base register + index register
- Large immediates are loaded, not constructed

Synchronization

- **Sequentially consistent and weak ordering**
  - Specified in TLB entry
  - Synchronization operations always sequentially consistent

- Aligned octlet operations

- Swap (load mem->reg, store reg->mem)

- Add (load mem->reg, add reg+mem->mem)

- Compare&Swap (load mem->reg,
  compare reg<->reg, if equal, store reg->mem)

- Masked-write (load mem->reg,
  mux:mask,reg,mem->mem)

microunity

Floating-point

- Half, single, double, quad precision
- Add, sub, mul, div, sqr, abs, neg
- Combined multiply, add/subtract
- Format conversions
- Explicit rounding selection
- Explicit exception handling
- Explicit inexact checking

CCH

MU 0020381

Special-Purpose Instructions

- Find most significant one
- Count ones
- Bitwise multiplex
- Deal & Shuffle
- Gather & Scatter
- Galois Field Multiply

MU 0020382

Find most/least significant one

E.ULMS rc,ra

```
t ← REG[ra]
if t = 0
    res ← -1
else
    res ← i :: (t_i =1 and t_{63..i+1} =0)
endif
REG[rc] ← res
```

Most-significant:

E.ULMS   rt,rs

Least-significant:
E.ADDI   rt,rs,-1
E.ANDN   rt,rt,rs
E.ULMS   rt,rt

CONFIDENTIAL

Count Ones

E.ASUM rc,ra,rb

```
t ← REG[ra] & REG[rb]
res ← 0
for i ← 0..63
    res ← res + t
endfor
REG[rc] ← res
```

Count Ones:

E.ASUM rt,rs,rs

microunity

Multiplex

E.MUX rd,ra,rb,rc

$t \leftarrow REG[ra]$
$REG[rd] \leftarrow (t \,\&\, REG[rb]) \mid (\sim t \,\&\, REG[rc])$

G.MUX rd,ra,rb,rc

$t \leftarrow REG[ra] \| REG[ra+1]$
$REG[rd] \| REG[rd+1] \leftarrow (t \,\&\, (REG[rb] \| REG[rb+1])) \mid$
$\qquad\qquad\qquad\qquad (\sim t \,\&\, (REG[rc] \| REG[rc+1]))$

microunity

Galois Field Arithmetic

- E.GFMUL.64

  $GF(2^{64})$ multiply

  64-bit polynomial multiply-divide

- G.GFMUL.8

  $GF(2^8)$ multiply

  8-bit polynomial multiply-divide

MicroUnity Systems Engineering, Inc.

CONFIDENTIAL

CCH   REDACTED

microunity

Group (DSP) Operations

- Designed to be accessible to compilers
- Operate on 128 bit vectors
- Fixed-point data sizes 1, 2, 4, 8, 16, 32, 64 bits
- Floating-point data sizes 16, 32, 64 bits
- Multiply, add/subtract, shift/rotate
- Combined multiply, add/subtract
- Flexible size and format conversion

MicroUnity Systems Engineering, Inc.

Group Add

microunity

microunity

Group Compress, Extract

- Group Compress: 128 bits to 64 bits
  - immediate and dynamic shift amounts for all sizes: 1-64 bits
- Group Extract: 256 bits to 128 bits
  - immediate shift amounts for all sizes: 1-128 bits
  - dynamic shift amounts for 128 bits

CCH   REDACTED   CONFIDENTIAL

microunity

Group Expand

- Group Expand: 64 bits to 128 bits
  - immediate and dynamic shift amounts for all sizes: 1-64 bits
  - signed and unsigned expand

Group Deal, Shuffle

- Group Deal: 128 bits to 128 bits

- Group Shuffle: 128 bits to 128 bits

Group Shuffle

- General form: GSHUFFLEI.$2.2^x.2^y.2^z$

$$imm = (x^3 - 3x^2 - 4x)/6 - (z^2 - z)/2 + xz + y + 1$$

microunity

Group Shift

- Group Shift: 128 bits
  - shift or rotate at 2, 4, 8, 16, 32, 64, 128 bit granularity
  - dynamic: ROTL, ROTR, SHL, SHR, USHR, MSHR
  - immediate: ROTRI, SHLI, SHRI, USHRI, MSHRI
- Group Deposit/Withdraw: 128 bits
  - deposit or withdraw at 2, 4, 8, 16, 32, 64, 128 bit granularity
  - field_size from 1..size, shift_amount from 0..field_size
  - immediate field_size and shift_amount only
  - DEPI, UDEPI, WTHI, UWTHI, MDEPI

microunity

Group Swizzle (Copy-Swap)

- Group Swizzle (Copy-Swap): 128 bits
  - copy and/or swap at 1, 2, 4, 8, 16, 32, 64 bit granularity

MicroUnity Systems Engineering, Inc.

CONFIDENTIAL

CCH   REDACTED

Group Permute

2-mux   4-mux   8-mux

Benes network: multistage permutation

4-mux, two-dimensional (3-stage)

4-mux, 3 stage

16-mux, two-dimensional (3-stage)

microunity

Group Permute

- two dimensional network

  8-mux, 16-mux, 8-mux

  same network used for shifts, rotates, shuffles, permute

  network itself capable of arbitrary permute, but instructions can't provide sufficient control bits in a single instruction

- G.SELECT.8

  128 bits data, 4x16=64 bits control

  16-way mux, byte-level granularity: complete byte permute

  16-mux

MU 0020396

Group Permute

- ## G.SHUFFLEI.4MUX

  128 bits data, 2x64 bits control

  4-way mux with shuffle

  3 passes perform complete 16-bit permute

  5 passes perform complete 64-bit permute

- ## G.8MUX, G.TRANSPOSE.8MUX

  128 bits data, 3x64 bits control

  8-way mux with optional transpose (triple shuffle)

  3 passes perform complete 64-bit permute

MU 0020397

microunity

System Facilities

- All system state memory-mapped

- All system code can be compiled

- Lightweight exception and event handling

- Protected gateways

- Virtual-addressed, virtual/physical-tagged internal caches

- Internal buffer memory

  Cache tags

  Interprocessor communication buffers

  I/O transfer buffers

MU 0020398

microunity

Virtual Memory

- Arbitrary virtual to physical maps

  any page size

  frame buffer, physical kernel spaces use one TLB entry each

  allocation of physically interleaved memory to virtual space

- 64-bit virtual addresses

- Virtual caches with support for aliases

- up to 4 privilege levels, in TLB

- up to 16 bit address space identifiers

- asid part of virtual address

MU 0020399

microunity

Need VM space be > 64 bits?

- 64 bit space is more than large enough
- Segmentation vs matching
- UNIX fork requires process-local addressing
- kernel and library code prefers global addressing

MicroUnity Systems Engineering, Inc.

CONFIDENTIAL

MU 0020400

CCH

microunity

Translation Block Diagram

microunity

Translation Lookaside Buffer

virtual address

mask match data

mask match data

mask match data

physical address

Protection information

p	cc	d	s	cs	r	w	x	g
15 14	13 12	11	10	9 8 7	6 5	4 3	2 1	0
1	2	1	1	3	2	2	2	2

- r,w,x,g: minimum privilege for access

- cc: cache control

  0: cached, 1: coherent, 2: noallocate 3:physical

- cs: coherence state

  4: read, 2: write, 1: replace

- p: priority, d: detail, s: sequential

I/O structure

- Data moved by loads & stores (no DMA)
- Movement via event thread
- External interface chips - "Calliope"
  - buffer memory
  - buffer processor
  - timing generator
  - device formatters
  - device-specific interfaces

MU 0020405

CONFIDENTIAL

microunity

Calliope buffer memory and processor

buffer processor per device (multiplexed)

buffer size= limit-base

header pointer

data pointer

processor states: stop start delay xfer

timing generator

Calliope buffer space

MU 0020406

microunity

Summary

- Full 64-bit general-purpose architecture
- Gigaflop supercomputer performance
- DSP capable of video and audio
- Powerful and flexible Gigabit I/O system

MicroUnity Systems Engineering, Inc.

Mux operations viewed as functions on bit indices

- An arbitrary mux operation may be viewed as a function on the bit index:

$$\text{dest}[i] \leftarrow \text{src}[f(i)]$$

- The number of high index bits preserved by the function determines the "outer" group size.

- The number of low index bits preserved by the function determines the "inner" group size.

MU 0020408

- For a 128-bit datapath, a bit index is 7 bits wide. If we preserve 2 high-order index bits, then we are operating on 4 groups of 32 bits. If we further preserve 3 low-order index bits, then we are operating on 8-bit groups within each 32-bit group.

preserved	changed	preserved

This corresponds to an "outer" group size of 32 and an "inner" group size of 8.

⟷ 8 bits
⟵⟶ 32 bits
⟵⟶ 128 bits

MU 0020409

MicroUnity Systems Engineering, Inc. Mux operations viewed as

micro**unity**

- A "copy" operation, on bits, pecks, nibbles, etc., corresponds to setting a consecutive sequence of index bits to constant values.

- A reversal, or "swap", operation on bits, pecks, nibbles, etc., corresponds to complementing a consecutive sequence of index bits.

- A rotate operation corresponds to performing modular addition on a consecutive sequence of index bits.

  — Zero fill and sign extend can be achieved through minor modifications of this.

  — Expand and compress operations can be achieved by additionally performing right or left shifts on the high-order index bits.

MicroUnity Systems Engineering, Inc. Mux operations viewed as

- A shuffle/deal operation corresponds to performing a rotation on a consecutive sequence of index bits.

  — Viewed as any power-of-two rectangular matrix, a transpose of that matrix corresponds to a perfect shuffle/deal of some order.

  — Viewed as any power-of-two n-dimensional rectangle, an arbitrary transposition of the dimensions corresponds to a permutation on a consecutive sequence of index bits. Although it is possible to implement this generality, the encoding is somewhat cumbersome and requires too many bits to fit in an immediate.

- All of these functions on bit indices seem fairly easy to compute. However, a full crossbar for performing the data muxing is expensive to build. Is there a cheaper way?

MU 0020411

CONFIDENTIAL

MicroUnity Systems Engineering, Inc.Mux operations viewed as

Confidential - Proprietary information of MicroUnity

General permutation algorithms

- It can be shown that an arbitrary permutation of W bits can be performed by first arranging the data in an n-dimensional rectangle whose sides correspond to the factors of W. The permutation can then be achieved by performing a sequence of independent permutations along each dimension, followed by a second sequence of independent permutations which follows the dimensions in the opposite order, i.e., $d_1, d_2, ..., d_n, d_{n-1}, ... d_1$. This is a sequence of 2*n-1 permutations.

- The case we're interested in is the 2-dimensional case. When arranged as a rectangle, an arbitrary permutation can be achieved by performing the following sequence of operations:

  a. Perform a set of independent row permutations on the data.

  b. Perform a set of independent column permutations on the data.

  c. Perform a set of independent row permutations on the data.

- If the row and column permutation operations are replaced with mux operations, some copying may also be achieved (although not all cases can be handled).

The XLU datapath

- Since our machine datapath is 128 bits wide, we are building a permutation network based on a 16 x 8 rectangle:

16 rows

8 columns

MU 0020414

- Data enters along the rows. Each row has 8 data buses.

- Stage 1 consists of performing an 8:1 mux operation on each bit from the 8 data buses in its row. The results are placed on a set of data buses which run along the columns, with 16 buses per column.

- Stage 2 consists of performing a 16:1 mux operation on each bit from the 16 data buses in its column. The results are placed on a set of data buses which run along the the rows, with 8 buses per row,

- Stage 3 consists of performing an 8:1 mux operation on each bit from the 8 data buses in its row. Data leaves along the rows.

MU 0020415

CONFIDENTIAL

XLU datapath control

- Since each bit has two 8:1 and one 16:1 mux operations performed on it, we would need 128 * (2*3 + 4) encoded mux selects to perform all of these operations in the obvious way. This is 1280 independent mux controls. This seems like too much control logic and wiring.

- We can improve on this by generating multiple sets of control signals which are shared along columns (stages 1 & 3) or rows (stage 2), and a set of control selects which is shared along rows (stages 1 & 3) or columns (stage 2).

MU 0020416

- The control for each bit is generated locally by performing an independent mux operation on each of the control bits being shared by that row or column.

  For example, for a given bit in stage 1, there are two 3-bit shared control buses in its column, and a 3-bit shared control select bus in its row. Each of the 3 control select bits selects one of the two corresponding control bits. The resulting 3-bit value is then decoded and used to control the 8:1 mux for that bit.

- This breakdown of the XLU control into shared row and column signals significantly reduces the amount of control logic and wiring for the XLU.

MU 0020417

XLU placement and routing

- It is initially intuitive to think of the stage 1, 2, and 3 muxes for a given bit being in close physical proximity to one another. However, this is not necessary. The data flow from stage 1 to stage 2 is along columns, so the stage 1 and stage 2 muxes for a given bit must be in the same column. The data flow from stage 2 to stage 3 is along rows, so the stage 2 and stage 3 muxes for a given bit must be in the same row. This still leaves room for four basic placement strategies.

- Both a and b have the undesirable property that the data coming in and out isn't aligned with the rest of the datapath.

- Placement c has the advantage that some of the row wires don't need to coexist as they would in d. This is the placement we are using.

a

b

c

d

MU 0020419

XLU functional control

- The shared row and column control signals for the XLU are generated by several indepenent control modules, each of which is specific to a particular class of operations. For example, shuffle control, shift/rotate control, copy/swap control, etc.

- These control signals are then selected by a mux operation. The outputs of these mux operations are the shared row and column control signals used for the XLU datapath control.

MU 0020420

Random little details

- The XLU also performs a load alignment function. This function bypasses the normal stage 1 mux operation, and is instead muxed into the datapath at the end of stage 1.

- While stages 1 and 2 use two sets of control signals, stage 3 uses three in order to handle sign extension. In addition, an addional pair of control signals is used to implement the shufflemux family of intructions. These additional control buses are shared between the high and low 64 bits of the datapath.

MU 0020421

CONFIDENTIAL

- Stage 3 also performs zero/merge fill for some of the shift-related instructions. This is achieved by selecting shared column control signals with shared row selects, and using the result to determine whether the result should be taken from the main datapath or the fill bus.

MU 0020422

CONFIDENTIAL

MU 0020423

Stage 1, bit 0

Stage 2, bit 0

BDCMX16

bit 0

bit 64

MU 0020426

TITLE: XPATH

MU 0020427

FF CHANGES EVERY 800PS
1600PS PERIOD CLOCK

FF CHANGES EVERY 800PS
1600PS PERIOD CLOCK

cond	Id (ns) single in rise	multiple (all	rt=400mv/400ua=1k dt1/dc1 (psift)	dt2/dc1	dt1/dc2	dt2/dc2	d1	d2	fin	fin2	fing	fin2g
comp fi=8/16												
1	569	828	1.23	0.96	1.19	1.04	49/f	49/f	16	4	8	2
2	630	876	1.23	0.98	1.19	1.06	99/f	49/f	16	4	8	2
3	628	680					99/f	99/f	16	4	8	2
4	690	729					99/f	99/f	16	4	8	2
no comp fi=1/1												
5	447	530	0.94	0.63	0.85	0.76	49/f	49/f	1	1	1	1
6	494	562	0.95	0.64	0.88	0.78	99/f	99/f	1	1	1	1
7	489	569					49/f	99/f	1	1	1	1
8	537	601					99/f	99/f	1	1	1	1
o comp fi=8/1t												
9	444	823	0.95	1.55	0.83	1.84	49/f	49/f	16	1	8	1
10	491	900	0.96	1.57	0.84	1.87	99/f	49/f	16	1	8	1
11	485	915					49/f	99/f	16	1	8	1
12	533	994					99/f	99/f	16	8	8	1

microunity

Circuit Speed/Power Optimization

- Motivation

- Timing-Driven Power Optimizer

- Simplified Delay Modelling

- Problems with Simple Models

- Improved Delay Modelling

microunity

Motivation

- Chip speed is limited by the slowest path
  — Need tuned drive strengths to guarantee speed

- Power of constant-current circuits is proportional to drive strength
  — Getting the most performance/Watt requires careful gate-level power tuning on a per-path basis

- Wire load dominates most nets and is indeterminate until after place & route

- Gate area is proportional to drive strength
  — Need iterative speed power optimization

microunity

Timing-Driven Power Optimizer (topt)

Given a cycle time goal:

- Analyze the delay of every single-cycle path between flip-flops

- Determine the minimum-allowed signal level for unspecified paths

- Replace the gates in the path with ones which minimize area and power

- Try to make all paths critical!

microunity

Simplified Delay Modelling

$$T_{Delay} = T_{Int} + \log(2) * R_{Gate} * C_{Load}$$

microunity

Problems with Simple Models

- Real gates are sensitive to input slope

  — Many cell libraries forced to use worst-case (i.e. slowest) input slopes to guarantee performance by overpowering

- Poor input slope increases both T_{Int} and output slope

  — 0.7*R*C doesn't tell the whole story of load dependence

- Slope-dependent effects much worse for some gates

  — Wide *OR* gates with shifted references are especially bad

- Output waveforms do not always act like $e^{\frac{-t}{RC}}$

  — Difficult to model slope with simple equations

microunity

Example - FF drives OR/NOR

What are the delay and slope of the flip-flop output?

6

MicroUnity Systems Engineering, Inc.   Example - FF drives OR/NOR

Confidential - Proprietary information of MicroUnity

topt Delay Model

Gate delay is table-derived function of

- Driving gate (i.e. which set of tables *topt* chooses)

- Output load capacitance

- Driven gate fanin (models impact of poor slope)

- Driven gate type (combinatorial or sequential)

  — Flip-flops assumed not to pass bad slopes, but require larger input transitions to satisfy latching constraints

Lump all slope-dependent effects upon delay of driving gate, but attempt to model it in context as best as we can.

microunity

topt Delay Calculation

```
foreach net in path
    C_net = wire capacitance + Σ(gate input capacitance)
    Dly_tbl = f(driving_gate, driven_gate_type,
               driven_gate_fanin)
    Stage_dly = linear interpolation between delays of
                bracketing C_net entries in Dly_tbl
    Path_dly = Path_dly + Stage_dly
endfor
```

microunity

Delay Simulation

Fast Inputs

Measure Output Slopes @ 50mV

Driven Gate — T_{Ref}

Driven Gate — T_{Meas}

C_{Load}

DUT

Insertion delay model:

- $T_{Delay} = T_{Meas} - T_{Ref}$

MicroUnity Systems Engineering, Inc.   Delay Simulation

Confidential - Proprietary information of MicroUnity

microunity

Delay Model Complications

- If driven gate is combinatorial, add measured delay to compensate for slowing its output slope

- If driven gate is sequential, its (slave) output slope is assumed to be independent of input slope, but T_{Meas} and T_{Ref} measured to 50mV differential at the latch feedback nodes

- Due to similarity of many gates, there are relatively few driven-gate combinations to simulate

microunity
Euterpe Block Diagram

MicroUnity Systems Engineering, Inc.

CONFIDENTIAL

REDACTED

microunity

Non-blocking Load Buffer

Main Pipeline

Stage -2

Register File (CR)

Bypass (RGDP)

Stage 0

Stage 1

AUIndx

cache index

Eshort

Stage 4

Stage 6

virtual address to LTLB/GTLB

MS

data from cache

XLU

Stage 9

data to cache

MC

Stage 14

MU 0020441

Instruction Pipeline

Ifetch pipe stages: I0 I1 I2 I3 I4 I5 I6 I7 I8 I9 I10 I11 I12

IFB
- Branch Prediction Verify
- Index Select Control
- Index Select
- CI SRAM
- Branch Prediction or Sequential Increment
- /128
- /3

Instruction queue pipe stages: Q0 Q1 Q2 Q3 Q4 Q5 Q6 Q7 Q8 Q9 Q10 QR QS QQ
Chain5

IQ
- Queue Select Control
- Shift Register /96
- Shift Register /128
- /8
- /32

Issue pipe stages: UQ UR US UT UU UV UW UX

UU
- Preempt
- Dependency Checks
- Issue Decision, Microcode
- /32
- /32
- /18

Main pipe stages: RK RL RM RN RO RP RQ RR R0 R1

- Register File (CR)
- Bypass and Swap (RGDP)
- RGCR
- RGCR
- EShort/AUIndx

microunity

Mask Data Processing

- In-house tool, "vlsimm" used for all back-end mask data processing.

- Derived layer synthesis (uses geometric AND, OR, grow/shrink etc.)

- Wafflization & perforation of metal layers to regulate pattern density.

- Computation of airbridge support structures.

- DRC checking of all derived data.

- Computation of Optical Proximity Correction (OPC) features: serifs, scattering bars, anti-scattering bars.

- Application of mask-vendor-specific feature biases.

- Direct output of MEBES pattern format, with automatic arrayed figure compaction.

- Post-fracture readback XOR check of pattern data.

- Complete MEBES job deck synthesis: composite reticle contains scribe frame, die patterns, bar code, fiducial/alignment marks etc.

microunity

Mask Data Processing

- Typical 28-layer reticle set contains around 6 billion rectangles.

- Figure compaction often achieves < 2 bytes per rectangle (uncompacted MEBES is 8 bytes per rectangle minimum).

- Fracturing is run on a 4-CPU SGI Challenge machine with 2GB of physical memory. An entire mask set can be fractured (including post-fracture DRC & XOR checks) in 2-3 weeks.

- 68 production reticle tapes issued to date.

- In-house pattern file viewer, "mebesview" supports instant examination of fracture results, automatic overlay of DRC/XOR flags, "pushbutton" hardcopy on PostScript laser printer or Versatec plotter.

- Key constraint: "vlsimm" processes Manhattan rectangles only - internal algorithms are all vertex-based for maximum speed. Process design rules disallow non-Manhattan geometry on all layers.

MICROUNITY CONFIDENTIAL

REDACTED

Pattern file: '1t99991800.00' Created:

REDACTED MARCOUNTY CONFIDENTIAL

Pattern file: "199991800.00" Created:

REDACTED   MICROUNITY CONFIDENTIAL

Pattern file: "19999190003" Created:

Pattern file: '199991800.03' Created:

REDACTED   MICROUNITY CONFIDENTIAL

Pattern file: "199991900.03" Created:

METAL3 SUPPORT PEDESTALS
FOR METAL3

ORIGINAL METAL3

WHAT
METAL3